We're looking for your comments on how to best organize the wiki's content.
IA register has been set to a non-zero value,
INT will trigger an interrupt from software. First, interrupt queueing will be turned on. Then, first the
PC and then the
A registers are pushed to the stack. Finally, the
PC is set to
A is set to
IA register is zero, the interrupt will be ignored, although the instruction still takes four clock cycles.
 Returning from an interrupt
RFI instruction should be used to return from an interrupt.
SET ia, myISR ; interrupts will be handled by myISR (Interrupt Service Routine), below SET a, 1 INT a ADD a, 2 :end SET pc, end :myISR SET b, 1 ADD b, a RFI a ; continues execution at ADD a, 2
In binary machine code, this Special opcode's five-bit representation is:
0b0 1000 (
The instruction has a takes four cycles to execute, plus any additional cycles necessary to evaluate the argument.
- DCPU-16 specification v1.7 (Copyright 2012 Mojang)